package XunChunCPU.common.Bundles

import chisel3._
import XunChunCPU.common.CommonConfig._

class WBInfo extends Bundle {
    val regwe = Output(Bool())
    val regAddr = Output(UInt(regAddrLen.W))
    val wData = Output(UInt(regLen.W))
}